Legacy Node Yield Estimator

Methodology & Assumptions

Without access to EUV lithography, manufacturing nodes below 14nm requires extensive DUV multi-patterning. This drastically increases defect rates and operational costs per wafer. The model applies a cost multiplier for each required patterning pass.